

9/18/06

| | | |
|--|---|---------------------------------|
| LIST OF PUBLICATIONS CITED BY APPLICANT | <u>Atty. Docket No.</u> SEL 125 | <u>Serial No.</u> 09/255,605 |
| | <u>Applicant</u> Shunpei YAMAZAKI et al | |
| | <u>Filing Date</u> February 22, 1999 | <u>Group</u> 2629 |

US PATENT DOCUMENTS


| *EXAMINER INITIAL | DOCUMENT NUMBER | DATE | NAME | CLASS | SUB- CLASS | FILING DATE |
|----------------------|--------------------|------|------|-------|---------------|----------------|
| | | | | | | |

FOREIGN PATENT DOCUMENTS

| | DOCUMENT NUMBER | DATE | APPLICANT | English Abstract | English Trans. | FILING DATE |
|--|--------------------|------|-----------|---------------------|-------------------|----------------|
| | | | | | | |

OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS

(Include name of author (in CAPITAL LETTERS), title of article or item (book, magazine, journal, serial, symposium, catalog, etc.) date, pages(s), volume-issue number(s), publisher, city and/or country where published).

| | |
|---|---|
|  | 1) SHINOHARA, T. et al, "High-Performance Polycrystalline Silicon TFTs Using Self-Aligned Grain Boundary Control Technique," Electronics and Communications in Japan, Part II: Electronics, vol. 76, no. 10, pp. 99-106, (October, 1993). |
|---|---|

| | |
|---|------------------------------------|
| EXAMINER: <u>Vincent E. Kovalick</u> | DATE CONSIDERED: <u>2/20/07</u> |
| *EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP form. Draw line through citation if not in conformance and not considered. Include a copy of this form with the next communication to applicant. | |